



REPORT OF TEST COVERAGE OF GENERATED SVF FILES

July 20, 2021

Programmiersysteme für die
Mikroelektronik GmbH
Südwestpark 100
D-90449 Nürnberg

Phone: +49 (0) 911-25 26 65-0
Fax: +49 (0) 911-25 26 65-66
Mail: info@promik.com
Web: <http://www.promik.com>



Certified according to:

- ISO 9001
- ISO 14001

© ProMik GmbH, All rights reserved

Contents

1	JTAG device: IC41000: S32G275A	3
1.1	Pin overview	3
1.2	Net overview	4
1.3	Connected components overview	6
1.4	Pie chart of test coverage	8
2	JTAG device: IC22000: RTL9072AAD-V2-CG	8
2.1	Pin overview	8
2.2	Net overview	9
2.3	Connected components overview	9
2.4	Pie chart of test coverage	11



By this document it will be confirmed that the following JTAG devices, the listed pins, nets and included components are being affected by the previously generated SVF files which could be played by a programmer of ProMik GmbH in separate way by using the SVF Player software for determining mismatches at the boundary scan chain

1 JTAG device: IC41000: S32G275A

The previously generated SVF files are covering for the JTAG device IC41000: S32G275A totally 349 different pins, 206 different nets and 186 different connected components

1.1 Pin overview

All covered pins							
A10	A11	A3	A4	A5	A6	A7	A8
AA1	AA10	AA12	AA14	AA2	AA3	AA4	AB2
AC3	B11	B12	B2	B3	B5	B6	B8
C1	C10	C11	C19	C2	C3	C4	C6
C8	C9	D1	D10	D11	D12	D18	D19
D3	D5	D7	D8	E1	E10	E11	E12
E2	E20	E3	E4	E5	E6	E7	E8
F1	F10	F11	F19	F20	F21	F3	F5
F8	G1	G10	G11	G19	G2	G21	G22
G4	G5	G7	G8	G9	H18	H19	H20
H22	H23	H5	J1	J19	J2	J21	J23
J4	J5	J6	K18	K19	K20	K21	K22
K3	K5	L18	L19	L20	L21	L22	L23
M1	M19	M21	M23	N1	N18	N19	N2
N21	N22	N23	N3	N4	N6	P1	P18
P20	P21	P22	P23	P5	R1	R19	R2
R23	R3	T18	T19	T20	T21	T22	T23
U10	U11	U12	U13	U18	U19	U2	U20
U22	U23	U3	U4	U5	U6	U8	U9
V11	V13	V14	V17	V20	V21	V23	V3
V9	W1	W10	W11	W12	W13	W2	W21
W23	W3	W4	W5	W6	W8	Y1	Y10
Y12	Y21	Y23	Y3	Y5	Y7	Y8	Y9



1.2 Net overview

All covered nets	
BMODE1_SMH	BMODE2_SMH
CAN2_SMH_:RXD	CAN2_SMH_:TXD
CAN3_SMH_DBG_:TXD	CLK_SYNC_SMH_DBG
CLK_SYNC_SMH_SOM2	EMMC_SMH_:CMD
EMMC_SMH_:D[1]	EMMC_SMH_:D[2]
EMMC_SMH_:D[4]	EMMC_SMH_:D[5]
EMMC_SMH_:D[7]	EMMC_SMH_:DS
EN_BUFFER_SMH_SI	EN_CS_SMH_SI_SOM1
EN_KL30_2	EN_OCP_SMH_SI_KL30_1
EN_SMH_CAN1	EN_SMH_PS_ETH_SW
EN_SMH_SI_5V0_SMPS_SOM1	EN_SMH_SI_SYS
EN2_SMH_CAM_DES1	EN3_SMH_CAM_DES1
FCCU_ERR0_PMIC_SMH	FCCU_ERR1_PMIC_SMH
GPIO1_SMH_MC	GPIO1_SOM1_MMH_SMH
GPIO2_SMH_MC	GPIO3_SOM1_MMH_SMH
I2C0_MAIN_SMH_:SDA	I2C1_DES1_3V3_:SCL
I2C2_SOM1_MMH_SMH_:SCL	I2C2_SOM1_MMH_SMH_:SDA
I2C3_SOM2_MMH_SMH_:SDA	I2C4_PMIC_SMH_:SCL
LATCH_ON_KL30_2_SMH_SI	LLCE_CAN3_SMH_:TXD
LPDDR4_SMH_:CAA[0]	LPDDR4_SMH_:CAA[1]
LPDDR4_SMH_:CAA[3]	LPDDR4_SMH_:CAA[4]
LPDDR4_SMH_:CAB[0]	LPDDR4_SMH_:CAB[1]
LPDDR4_SMH_:CAB[3]	LPDDR4_SMH_:CAB[4]
LPDDR4_SMH_:CKEA[0]	LPDDR4_SMH_:CKEA[1]
LPDDR4_SMH_:CKEB[1]	LPDDR4_SMH_:CLKA_C
LPDDR4_SMH_:CLKB_C	LPDDR4_SMH_:CLKB_T
LPDDR4_SMH_:CSA[1]	LPDDR4_SMH_:CSB[0]
LPDDR4_SMH_:DM[0]	LPDDR4_SMH_:DM[1]
LPDDR4_SMH_:DM[3]	LPDDR4_SMH_:DQA[0]
LPDDR4_SMH_:DQA[10]	LPDDR4_SMH_:DQA[11]



LPDDR4_SMH_:DQA[13]	LPDDR4_SMH_:DQA[14]
LPDDR4_SMH_:DQA[2]	LPDDR4_SMH_:DQA[3]
LPDDR4_SMH_:DQA[5]	LPDDR4_SMH_:DQA[6]
LPDDR4_SMH_:DQA[8]	LPDDR4_SMH_:DQA[9]
LPDDR4_SMH_:DQB[17]	LPDDR4_SMH_:DQB[18]
LPDDR4_SMH_:DQB[20]	LPDDR4_SMH_:DQB[21]
LPDDR4_SMH_:DQB[23]	LPDDR4_SMH_:DQB[24]
LPDDR4_SMH_:DQB[26]	LPDDR4_SMH_:DQB[27]
LPDDR4_SMH_:DQB[29]	LPDDR4_SMH_:DQB[30]
LPDDR4_SMH_:DQS0_C	LPDDR4_SMH_:DQS0_T
LPDDR4_SMH_:DQS1_T	LPDDR4_SMH_:DQS2_C
LPDDR4_SMH_:DQS3_C	LPDDR4_SMH_:DQS3_T
N_DIS_SMH_ETH_SW1	N_FAULT_CAM_DES1_SMH
N_PD_SMH_USS	N_PERST_SMH_DBG
N_PWDN_SMH_DES_1	N_RESET_SMH_P_ETH_SW1
N_RESET_SMH_SOM2_MMH	N_STB_SMH_CAN1
OCPL_KL30_1	OSPI_FLASH_SMH_:D[0]
OSPI_FLASH_SMH_:D[2]	OSPI_FLASH_SMH_:D[3]
OSPI_FLASH_SMH_:D[5]	OSPI_FLASH_SMH_:D[6]
OSPI_FLASH_SMH_:DQS	OSPI_FLASH_SMH_:N_CS1
OSPI_FLASH_SMH_:N_RESET	PG_01_SMH
PG_03_SMH	PG_05_SMH
RGMII_GMAC_SMH_ETH_SW1_P8_:RX_CLK	RGMII_GMAC_SMH_ETH_SW1_P8_:RX_D[0]
RGMII_GMAC_SMH_ETH_SW1_P8_:RX_D[2]	RGMII_GMAC_SMH_ETH_SW1_P8_:RX_D[3]
RGMII2_SMH_ETH_SW1_P9_:RX_CLK	RGMII2_SMH_ETH_SW1_P9_:RX_D[0]
RGMII2_SMH_ETH_SW1_P9_:RX_D[2]	RGMII2_SMH_ETH_SW1_P9_:RX_D[3]
RST_LATCH_KL30_2_SMH_SI	SA_SMH_SI_MUX
SB_SMH_SI_MUX	SC_SMH_SI_MUX
SIGN0003101217	SIGN0003101218
SIGN0003101220	SIGN0003101221
SIGN0003101250	SIGN0003101262
SIGN0003101315	SIGN0003101316
SIGN0003101318	SIGN0003101319



SIGN0003101321	SIGN0003101348
SIGN000370395	SPI0_ETH_SW_SMH_:CLK
SPI0_ETH_SW_SMH_:MOSI	SPI0_ETH_SW_SMH_:N_CS1_ETH_SW1
SPI1_USS_SMH_:CLK	SPI1_USS_SMH_:MISO
SPI1_USS_SMH_:N_CS0_USS	STB_SMH_CAN2
UVOV_ALERT_KL30_1_SMH_SI	UVOV_ALERT_KL30_2_SMH_SI

1.3 Connected components overview

All covered components					
D11005	IC41002	IC41003	IC41008	IC41009	R11049
R12025	R12106	R14022	R14023	R14025	R14026
R17004	R21000	R21005	R21006	R21008	R21009
R22000	R22001	R22002	R22003	R22004	R22005
R22052	R22054	R22062	R22064	R22065	R22066
R22068	R22073	R22078	R22079	R22080	R41000
R41002	R41003	R41007	R41009	R41011	R41012
R41015	R41016	R41017	R41018	R41020	R41022
R41025	R41026	R41027	R41030	R41031	R41040
R41042	R41043	R41048	R41049	R41050	R41051
R41054	R41055	R41056	R41057	R41058	R41060
R41062	R41063	R41064	R41065	R41067	R41068
R41070	R41071	R41072	R41073	R41074	R41076
R41083	R41087	R41089	R41098	R41100	R41101
R41103	R41104	R41105	R41106	R41108	R41112
R41117	R41119	R41120	R41121	R41122	R41123
R41125	R41126	R41127	R41128	R41129	R41130
R41133	R41134	R41136	R41137	R41139	R41140
R41142	R41143	R41144	R41145	R41146	R41148
R41151	R41152	R41153	R41155	R41156	R41157
R41159	R41160	R41161	R41171	R41172	R41173
R93001	R93003	SP22005	T12011	TP12001	TP22054



TP41029	TP41039	TP41049	TP41053	TP41057	TP41059
TP41061	TP41062	TP41063	TP41064	TP41065	TP41080
TP41100	TP41143	TP41145	X93000	XM41000	XM41001
XM41003	XM41004	XM41005	XM41006	XM41007	XM41008
XM41010	XM41011	XM41036	XM41098		



1.4 Pie chart of test coverage




Figure 1: The complete test coverage overview for device: IC41000: S32G275A

2 JTAG device: IC22000: RTL9072AAD-V2-CG

The previously generated SVF files are covering for the JTAG device IC22000: RTL9072AAD-V2-CG totally 103 different pins, 49 different nets and 86 different connected components

2.1 Pin overview



All covered pins							
AA1	AA10	AA20	AA21	AA22	AA25	AA8	AA9
AB20	AB21	AB22	AB24	AB25	AB4	AB5	AC24
AD24	AD25	H25	J24	J25	K24	K25	L2
L25	M1	N24	N25	P1	P2	P24	P25
R1	R2	R24	R25	T1	T2	U1	U2
U25	V1	V2	V24	V25	W1	W24	W25
Y1	Y24	Y4	Y5				

2.2 Net overview

All covered nets	
GND	GPIOC_0_ETH_SW1
GPIOC_2_ETH_SW1	GPIOC_3_ETH_SW1
GPIOC_5_ETH_SW1	GPIOF_0_ETH_SW1
GPIOF_2_ETH_SW1	GPIOF_3_ETH_SW1
P5_TXD1_ETH_SW1	P5_TXD2_ETH_SW1
P9_TXD0_ETH_SW1	P9_TXD1_ETH_SW1
RGMII_GMAC_SMH_ETH_SW1_P8_:TX_CLK	RGMII_GMAC_SMH_ETH_SW1_P8_:TX_D[0]
RGMII_GMAC_SMH_ETH_SW1_P8_:TX_D[2]	RGMII_GMAC_SMH_ETH_SW1_P8_:TX_D[3]
RGMII2_SMH_ETH_SW1_P9_:TX_CLK	RGMII2_SMH_ETH_SW1_P9_:TX_D[0]
RGMII2_SMH_ETH_SW1_P9_:TX_D[2]	RGMII2_SMH_ETH_SW1_P9_:TX_D[3]
SIGN000150775	SIGN000150780
SIGN000150782	SIGN000150786
SIGN000150830	SIGN000160520
SIGN000160568	SIGN000160570
SIGN000160572	SPI_FLASH_ETH_SW1_:N_CS
SPI_FLASH_ETH_SW1_:SIO0	SPI_FLASH_ETH_SW1_:SIO1
SPI_FLASH_ETH_SW1_:SIO3	

2.3 Connected components overview



All covered components					
Direct_GND	R22001	R22004	R22007	R22013	R22019
R22021	R22028	R22029	R22030	R22031	R22032
R22034	R22035	R22036	R22037	R22038	R22040
R22042	R22043	R22044	R22045	R22046	R22047
R22049	R22051	R22064	R22067	R22068	R22070
R22077	R22078	R22079	R22082	R22085	R22086
R22088	R22089	R22090	R22091	R22092	R22093
R22096	R22097	R22098	R41000	R41001	R41002
R41007	R41009	R41068	R41124	R41125	R41126
R41128	TP22004	TP22005	TP22021	TP22022	TP22036
TP22038	TP22039	TP22040	TP22069	XM22001	XM22002
XM22004	XM22005	XM22006	XM22007	XM22008	XM22009
XM22011	XM22012				



2.4 Pie chart of test coverage




Figure 2: The complete test coverage overview for device: IC22000: RTL9072AAD-V2-CG

